LPC1837FET256,551 NXP Semiconductors, LPC1837FET256,551 Datasheet - Page 285

• Manufacturer Part Number: LPC1837FET256,551
• Description: Microcontrollers (MCU) 32BIT ARM CORTEX-M3 MCU 136KB SRAM
• Manufacturer: NXP Semiconductors
• Series: LPC18xxr

Specifications of LPC1837FET256,551

• Core: ARM Cortex M3
• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 80
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 136K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-LBGA
• Lead Free Status / Rohs Status: Details
• Other names: 935293795551

NXP Semiconductors
Table 217. Endian behavior
<Document ID>
User manual
Source
endian
Big
Big
Big
Big
16.7.1.6.3 Error conditions
16.7.1.7 Channel hardware
16.7.1.8 DMA request priority
16.7.1.9 Interrupt generation
Destination
endian
Big
Big
Big
Big
An error during a DMA transfer is flagged directly by the peripheral by asserting an Error
response on the AHB bus during the transfer. The DMA Controller automatically disables
the DMA stream after the current transfer has completed, and can optionally generate an
error interrupt to the CPU. This error interrupt can be masked.
Each stream is supported by a dedicated hardware channel, including source and
destination controllers, as well as a FIFO. This enables better latency than a DMA
controller with only a single hardware channel shared between several DMA streams and
simplifies the control logic.
DMA channel priority is fixed. DMA channel 0 has the highest priority and DMA channel 7
has the lowest priority.
If the DMA Controller is transferring data for the lower priority channel and then the higher
priority channel goes active, it completes the number of transfers delegated to the master
interface by the lower priority channel before switching over to transfer data for the higher
priority channel. In the worst case this is as large as a one quadword.
It is recommended that memory-to-memory transactions use the lowest priority channel.
Otherwise other AHB bus masters are prevented from accessing the bus during DMA
Controller memory-to-memory transfer.
A combined interrupt output is generated as an OR function of the individual interrupt
requests of the DMA Controller and is connected to the interrupt controller.
…continued
Source
width
16
32
32
32
All information provided in this document is subject to legal disclaimers.
Destination
width
32
8
16
32
Chapter 16: LPC18xx General Purpose DMA (GPDMA) controller
Rev. 00.13 — 20 July 2011
Source
transfer
no/byte lane
1/[31:24]
1/[23:16]
2/[15:8]
2/[7:0]
1/[31:24]
1/[23:16]
1/[15:8]
1/[7:0]
1/[31:24]
1/[23:16]
1/[15:8]
1/[7:0]
1/[31:24]
1/[23:16]
1/[15:8]
1/[7:0]
Source data Destination
12
34
56
78
12
34
56
78
12
34
56
78
12
34
56
78
transfer
no/byte lane
1/[31:0]
1/[31:24]
2/[23:16]
3/[15:8]
4/[7:0]
1/[15:0]
2/[31:16]
1/[31:0]
UM10430
© NXP B.V. 2011. All rights reserved.
Destination data
12345678
12121212
34343434
56565656
78787878
12341234
56785678
12345678
285 of 1164