LPC1837FET256,551 NXP Semiconductors, LPC1837FET256,551 Datasheet - Page 147

• Manufacturer Part Number: LPC1837FET256,551
• Description: Microcontrollers (MCU) 32BIT ARM CORTEX-M3 MCU 136KB SRAM
• Manufacturer: NXP Semiconductors
• Series: LPC18xxr

Specifications of LPC1837FET256,551

• Core: ARM Cortex M3
• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 80
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 136K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-LBGA
• Lead Free Status / Rohs Status: Details
• Other names: 935293795551

NXP Semiconductors
Table 107. Pin description
<Document ID>
User manual
Symbol
P3_6
P3_7
P3_8
P4_0
B13
C11
C10
D5
x
x
x
x
…continued
x
x
x
-
x
x
x
x
122
123
124
1
All information provided in this document is subject to legal disclaimers.
[3]
[3]
[3]
[3]
Rev. 00.13 — 20 July 2011
Reset
state
[2]
I; PU
I; PU
I; PU
I; PU
Type Description
I/O
-
I/O
I/O
-
I/O
-
-
-
-
I/O
I/O
I/O
I/O
-
-
-
-
I/O
I/O
I/O
I/O
-
-
I/O
O
I
-
-
O
I/O
-
GPIO0[6] — General purpose digital input/output pin.
R — Function reserved.
SSP0_SSEL — Slave Select for SSP0.
SPIFI_MISO — Input 1 in SPIFI quad mode; SPIFI output
IO1.
R — Function reserved.
SSP0_MISO — Master In Slave Out for SSP0.
R — Function reserved.
R — Function reserved.
R — Function reserved.
R — Function reserved.
SSP0_MISO — Master In Slave Out for SSP0.
SPIFI_MOSI — Input I0 in SPIFI quad mode; SPIFI
output IO0.
GPIO5[10] — General purpose digital input/output pin.
SSP0_MOSI — Master Out Slave in for SSP0.
R — Function reserved.
R — Function reserved.
R — Function reserved.
R — Function reserved.
SSP0_MOSI — Master Out Slave in for SSP0.
SPIFI_CS — SPIFI serial flash chip select.
GPIO5[11] — General purpose digital input/output pin.
SSP0_SSEL — Slave Select for SSP0.
R — Function reserved.
R — Function reserved.
GPIO2[0] — General purpose digital input/output pin.
MCOA0 — Motor control PWM channel 0, output A.
NMI — External interrupt input to NMI.
R — Function reserved.
R — Function reserved.
LCD_VD13 — LCD data.
U3_UCLK — Serial clock input/output for USART3 in
synchronous mode.
R — Function reserved.
Chapter 12: LPC18xx Pin configuration
UM10430
© NXP B.V. 2011. All rights reserved.
147 of 1164