NHE6300ESB S L7XJ Intel, NHE6300ESB S L7XJ Datasheet - Page 409

• Manufacturer Part Number: NHE6300ESB S L7XJ
• Manufacturer: Intel

Specifications of NHE6300ESB S L7XJ

• Lead Free Status / RoHS Status: Compliant

8—Intel
Table 293. SMI_STS—SMI Status Register (Sheet 2 of 2)
November 2007
Order Number: 300641-004US
Bits
Default Value:
1:0
11
10
I/O Address:
9
8
7
6
5
4
3
2
Lockable:
®
Device:
MCSMI_STS: Microcon-
6300ESB ICH
troller SMI# Status
LEGACY_USB_STS
SWSMI_TMR_STS
PM1_STS_REG
SLP_SMI_STS
GPE1_STS
GPE0_STS
BIOS_STS
APM_STS
Reserved
Reserved
31
PMBASE + 34h
00000000h
No
Name
0 = Indicates that there has been no access to the power
1 = Set when there has been an access to the power
This bit is a logical OR of the bits in the ALT_GP_SMI_STS
register that are also set up to cause an SMI# (as indicated
by the GPI_ROUT registers) and have the corresponding bit
set in the ALT_GP_SMI_EN register. Bits that are not routed
to cause an SMI# will have no effect on this bit.
0 = SMI# was not generated by a GPI assertion.
1 = SMI# was generated by a GPI assertion.
This bit is a logical OR of the bits in the GPE0_STS register
that also have the corresponding bit set in the GPE0_EN
register.
0 = SMI# was not generated by a GPE0 event.
1 = SMI# was generated by a GPE0 event.
This is an ORs of the bits in the ACPI PM1 Status Register
(offset PMBASE+00h) that may cause an SMI#.
0 = SMI# was not generated by a PM1_STS event.
1 = SMI# was generated by a PM1_STS event.
Reserved.
1 = Set by the hardware when the Software SMI# Timer
0 = Software clears this bit by writing a 1 to the bit location.
0 = Software clears this bit by writing a 1 to the bit location.
1 = SMI# was generated by a write access to the APM control
0 = Software clears this bit by writing a 1 to the bit location.
1 = Indicates an SMI# was caused by a write of 1 to SLP_EN
This bit is a logical OR of each of the SMI status bits in the
USB Legacy Keyboard/Mouse Control Registers ANDed with
the corresponding enable bits. This bit will not be active When
the enable bits are not set.
0 = SMI# was not generated by USB Legacy event.
1 = SMI# was generated by USB Legacy event.
0 = This bit cleared by software writing a 1 to its bit position.
1 = SMI# was generated due to ACPI software requesting
Reserved.
management microcontroller range (62h or 66h). This bit
is cleared by software writing a 1 to the bit position.
management microcontroller range (62h or 66h). When
this bit is set, and the MCSMI_EN bit is also set, the
Intel
expires.
register with the APMC_EN bit set.
bit when SLP_SMI_EN bit is also set.
attention (writing a 1 to the GBL_RLS bit with the
BIOS_EN bit set).
®
6300ESB ICH will generate an SMI#.
Power Well:
Description
Attribute:
Function:
Size:
0
Read/Write
32-bit
Core
Intel
®
6300ESB I/O Controller Hub
Access
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
RO
RO
409
DS