NHE6300ESB S L7XJ Intel, NHE6300ESB S L7XJ Datasheet - Page 694

• Manufacturer Part Number: NHE6300ESB S L7XJ
• Manufacturer: Intel

Specifications of NHE6300ESB S L7XJ

• Lead Free Status / RoHS Status: Compliant

18.8.7
18.8.7.1 Retry
18.8.7.2 Split Response
18.8.7.3 Master-Abort
18.8.8
18.8.9
18.8.10 Locked Transactions
Intel
DS
694
®
6300ESB I/O Controller Hub
Transaction Termination as a PCI-X Target
The Intel
already have four current and four pending Split Transactions). It has room to accept a
split completion as it has a dedicated buffer for split completions. It also retries a cycle
when the bus is locked. The Intel
on a retry.
All cycles that cross the bridge receive this termination, when they are not retried.
Any I/O transaction that would cross from PCI-X to either the Hub Interface or the peer
bridge are not decoded and results in a master abort to the PCI-X initiator.
Arbitration
The Intel
operating as a single stream to stay on PCI bus for the duration of their transfer.
Bridge Buffer Requirements
The Intel
write, split completion, and immediate read data. The Intel
1.5K of data total for inbound transactions.
The Intel
Read DWORD, Memory Read Block, and Alias to Memory Read Block) that address a
device north of the bridge with a Split Response. Other split transaction commands are
not decoded by the Intel
The Intel
algorithm as listed in the PCI-X specification. This is overhead that is not necessary.
The Intel
space for on returns, and does not initiate a cycle from the Hub Interface that it cannot
accept as a return. The bridge rules of the specification already allow the PCI-X
interface to retry split completions when the bridge is temporarily full.
Therefore, the split transaction control registers are not used by the Intel
ICH.
The Intel
data phase as an Immediate Transaction or a Split Transaction (target signals Split
Response).
®
®
®
®
®
®
®
6300ESB ICH retries a cycle when the Split Request queue is full (i.e., we
6300ESB ICH parks on the last agent to use PCI. This allows PCI devices
6300ESB ICH has 128 bytes (one ADQ) available for accepting memory
6300ESB ICH PCI-X interface terminates all memory transactions (Memory
6300ESB ICH does not implement any split completion buffer allocation
6300ESB ICH does not request on the Hub Interface more than it has buffer
6300ESB ICH is not locked until the target has completed at least the first
®
6300ESB ICH.
®
6300ESB ICH stores no state from the transaction
®
6300ESB ICH contains
Order Number: 300641-004US
Intel
®
6300ESB ICH—18
®
November 2007
6300ESB