NHE6300ESB S L7XJ Intel, NHE6300ESB S L7XJ Datasheet - Page 92

• Manufacturer Part Number: NHE6300ESB S L7XJ
• Manufacturer: Intel

Specifications of NHE6300ESB S L7XJ

• Lead Free Status / RoHS Status: Compliant

5.1.2
5.1.3
5.1.4
Intel
DS
92
®
6300ESB I/O Controller Hub
Note: PCI configuration write cycles, initiated by the processor, with the following
Note: Note that the Intel
and memory. This will result in overrun or underrun, causing reduced quality of the
isochronous data, such as audio.
characteristics will be converted to a Special Cycle with the Shutdown message type.
PCI-to-PCI Bridge Model
From a software perspective, the Intel
This bridge connects the Hub Interface to the PCI bus. By using the PCI-to-PCI bridge
software model, the Intel
existing plug-and-play software such that PCI ranges do not conflict with AGP and
graphics aperture ranges in the Host controller.
IDSEL to Device Number Mapping
When addressing devices on the external PCI bus (with the PCI slots) the Intel
6300ESB ICH will assert one address signal as an IDSEL. When accessing device 0, the
Intel
ICH will assert AD17. This mapping continues all the way up to device 15 where the
Intel
functions (AC’97, IDE, USB, and PCI Bridge) are enumerated like they are on a
separate PCI bus (the Hub Interface) from the external PCI bus.
SERR# Functionality
There are several internal and external sources that may cause SERR#. The Intel
6300ESB ICH may be programmed to cause an NMI based on detecting that an SERR#
condition has occurred. The NMI may also be routed to instead cause an SMI#.
active onto the PCI bus. The external SERR# signal is an input into the Intel
ICH driven only by external PCI devices. The conceptual logic diagrams in
Figure 7
bits.
Figure 8
NMI# generation.
•
•
•
•
•
Device Number (AD[15:11]) = ‘11111
Function Number (AD[10:8]) = ‘111’
Register Number (AD[7:2]) = ‘000000’
Data = 00h
Bus number matches secondary bus number
®
®
6300ESB ICH will assert AD16. When accessing Device 1, the Intel
6300ESB ICH asserts AD31. Note that the Intel
illustrate all sources of SERR#, along with their respective enable and status
shows how the Intel
®
6300ESB ICH does not drive the external PCI bus SERR# signal
®
6300ESB ICH may have its decode ranges programmed by
®
6300ESB ICH error reporting logic is configured for
®
6300ESB ICH contains a PCI-to-PCI bridge.
®
6300ESB ICH’s internal
Order Number: 300641-004US
Intel
®
6300ESB ICH—5
®
Figure 6
November 2007
®
6300ESB
6300ESB
®
®
and