MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 1055

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

Chapter 25
IEEE 1149.1-Compliant Interface (JTAG)
The chip design includes user-accessible test logic that is compatible with the IEEE 1149.1-1994 Standard
Test Access Port and Boundary Scan Architecture. The implementation supports circuit-board test
strategies based on this standard. An overview of the pins requirement on JTAG is shown in
25.1
The MPC561/MPC563 provides a dedicated user-accessible test access port (TAP) that is compatible with
the IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture in all but two areas listed
below. Problems associated with testing high density circuit boards have led to development of this
proposed standard under the sponsorship of the Test Technology Committee of IEEE and the Joint Test
Action Group (JTAG). The MPC561/MPC563 implementation supports circuit-board test strategies based
on this standard.
IEEE1149.1 Compatibility Exceptions:
Freescale Semiconductor
•
•
The MPC561/MPC563 enters JTAG mode by going through a standard device reset sequence with
the JCOMP signal asserted high during PORESET negation. Once JTAG has been entered, the
MPC561/MPC563 remains in JTAG mode until another reset sequence is applied to exit JTAG
mode, or the device is powered down.
The JTAG output port, TDO, is configured with a weak pull-up until reset negates or the driver is
disabled.
IEEE 1149.1 Test Access Port
JCOMP / RSTI
TDI
TCK
TMS
TDO
MPC561/MPC563 Reference Manual, Rev. 1.2
Figure 25-1. Pin Requirement on JTAG
bsc
bsc
...........
...........
TRST
MPC561/MPC563
bsc
bsc
...........
...........
bsc
bsc
Figure
25-1.
25-1