MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 681

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
15.8.4
Freescale Semiconductor
Available on a single SCI channel (SCI1) implemented by the queue transmit enable (QTE) bit set
by software. When enabled, (QTE = 1) the TDRE bit should be ignored by software and the TC bit
is redefined (as described later).
When the queue is disabled (QTE = 0), the SCI functions in single buffer transfer mode where the
queue size is set to one (QTSZ = 0000), and TDRE and TC function as previously defined.
Locations SCTQ[0:15] can be used as general purpose 9-bit registers. All other bits pertaining to
the queue should be ignored by software.
Programmable queue up to 16 transmits (SCTQ[0:15]) which may allow for infinite and
continuous transmits.
Available transmit wrap function to prevent message breaks for transmits greater than 16. This is
achieved by the transmit wrap enable (QTWE) bit. When QTWE is set, the hardware is allowed to
SCI1 Non-Queue Operation
QSCI1 Additional Transmit Operation Features
Queue CONTROL
Transmitter
Baud Rate
Clock
Figure 15-33. Queue Transmitter Block Enhancements
MPC561/MPC563 Reference Manual, Rev. 1.2
Queue STATUS
H (8) 7 6 5 4 3 2 1 0 L
SC1DR Tx Buffer
10 (11) - Bit
Tx Shift Register
Queue Control
Logic
4-bits
SCI Interrupt Request
SCTQ0
SCTQ1
SCTQ15
Queued Serial Multi-Channel Module
TxD
Data bus
15-63

Related parts for MPC561MZP56