MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 439

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

11.4
The L2U module can operate in the following modes:
11.4.1
In normal mode (master or slave) the L2U module acts as a bidirectional protocol translator.
In addition to the bus protocol translation, the L2U supports other functions such as show cycles, data
memory protection, and MPC500 reservation protocol.
Freescale Semiconductor
•
•
•
•
•
•
Normal mode
Reset operation
Peripheral mode
Factory test mode
In master mode the RCPU is fully operational, and there is no external master access to the U-bus.
Slave mode enables an external master to access any internal bus slave while the RCPU is fully
operational. The L2U transfers load/store accesses from the RCPU to the U-bus and the read/write
accesses by the U-bus master to the L-bus.
Modes Of Operation
Normal Mode
MPC500
Core
FP
+
L-Bus
Figure 11-1. L2U Bus Interface Block Diagram
MPC561/MPC563 Reference Manual, Rev. 1.2
Interface
Burst Buffer
L-Bus
Controller
L-Bus to U-Bus Interface
Reservation
Address
Decode
Control
DMPU
U-Bus
Interface
U-Bus
Interface
UIMB
IMB3
USIU
L-Bus to U-Bus Interface (L2U)
E-Bus
11-3