MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 793

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

17.11.1 MPIOSM Features
17.11.2 MPIOSM Signal Functions
Table 17-32
or reading from the DR.
17.11.3 MPIOSM Description
17.11.3.1 MPIOSM Port Function
A MIOS14 parallel port I/O submodule can handle up to 16 input/output signals. The number of I/O
signals is determined at the time of silicon implementation.
The MPIOSM has two 16-bit registers: the data register (DR) and the data direction register (DDR). Each
signal of the MPIOSM may be programmed as an input or an output, determined by the state of the
corresponding bit in the DDR.
The data direction register can be written to or read by the processor. During the programmed output state,
a read of the data register reads the value of the output data latch and not the I/O signal. See
and
During reset, all MPIOSM signals are configured as inputs. The contents of the data register are undefined
after reset.
As a general practice, it is recommended to write a value in the data register before configuring its
corresponding I/O signal as an output.
17.11.3.2 Non-Bonded MPIOSM Pads
A non-bonded MPIOSM pad reads ‘0’ when it is configured as an input. When configured as an output, it
indicates the current state of the output data latch.
Freescale Semiconductor
•
•
•
•
Table
Performed
Operation
A submodule of the MIOS14 library
Uses two 16-bit registers in the address space
Up to 16 bidirectional parallel input/output signals
Simple DDR (data direction register) concept for signal direction selection
Write
Write
Read
Read
17-32.
shows the MPIOSM I/O signal functions according to the setting of the DDR when writing to
DDR
0
1
0
1
Table 17-32. MPIOSM I/O Signal Function
MPC561/MPC563 Reference Manual, Rev. 1.2
The I/O signal is in input mode. The state of the I/O signal is read.
The I/O signal is in input mode. Data is written into the DR.
Data is written into the DR and output to the I/O signal.
The I/O signal is in an output mode. The DR is read.
I/O Signal Function
Modular Input/Output Subsystem (MIOS14)
Figure 17-30
17-61