MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 991

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
24.7.4
The protocol for the MCU receiving and transmitting messages via the auxiliary signals will be
accomplished with the MSEI and MSEO signal functions respectively. The MSEI signal will provide the
protocol for the MCU receiving messages, and the MSEO signal will provide the protocol for the MCU
transmitting messages.
The MSEI/MSEO protocol is illustrated in
MSEI/MSEO are used to signal the end of variable-length packets and messages. They are not required to
indicate end of fixed length packets. MSEI/MSEO are sampled on the rising edge of MCKI and MCKO
respectively.
Fixed width fields can be concatenated before variable length fields without regard to the individual fields
starting or ending at message N bit boundaries. Variable width fields must end at message N bit boundaries
(where N is MDI/MDO signals).
Figure 24-12
and MSEO are sampled on the rising edge of MCKO.
Freescale Semiconductor
6. Queued messages (program trace, data trace, and ownership trace)
MCKO
MSEO
MDO[7:0]
TCODE = 4
Number of Sequential Instructions since last taken branch = 4
Relative Address = 0x534
Signal Protocol
shows the basic relation between the MDO and MSEO signals, and packet structure. MDO
End of variable length packet
End of packet and message
Figure 24-12. Auxiliary Signal Packet Structure for Program Trace Indirect
Operation
Active
Start
Idle
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 24-18. MSEI/MSEO Protocol
00000100
“1”s at all clocks
Two “1”s followed by one “0”
“0”s at all clocks during transmission of a message
“0” followed by “1”
“0” followed by two or more “1”s
Table
Branch Message
00000001
24-18.
MSEO/MSEI State
00110100
00000101
Don’t care data
(idle clock)
00000000
READI Module
24-23

Related parts for MPC561MZP56