MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 35

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
A.2.1
A.2.2
A.2.3
A.2.4
A.2.5
A.2.6
A.2.7
A.2.8
A.2.8.1
A.2.8.2
A.2.8.3
A.2.9
A.2.9.1
A.2.9.2
A.2.9.3
A.2.9.4
A.2.9.5
A.2.10
A.2.11
A.2.12
A.2.13
A.2.14
A.2.14.1
A.2.14.2
A.3
A.3.1
A.3.1.1
A.3.1.2
A.3.1.2.1
A.3.2
A.3.3
A.3.3.1
A.4
Freescale Semiconductor
Paragraph
Number
Operation Modes........................................................................................................... A-14
Decompressor Class Configuration Registers (DCCR0-15) ........................................ A-18
Compression Model Features ..................................................................................... A-1
Model Limitations....................................................................................................... A-2
Instruction Class-Based Compression Algorithm....................................................... A-2
Compressed Address Generation with Direct Branches............................................. A-4
Compressed Address Generation—Indirect Branches ............................................... A-6
Compressed Address Generation—Exceptions .......................................................... A-6
Class Code Compression Algorithm Rules ................................................................ A-7
Bypass Field Compression Rules ............................................................................... A-7
Instruction Class Structures and Programming .......................................................... A-8
Instruction Layout Programming Summary ..............................................................A-11
Compression Process .................................................................................................A-11
Decompression.......................................................................................................... A-12
Compression Environment Initialization .................................................................. A-13
Compression/Non-Compression Mode Switch ........................................................ A-14
Instruction Fetch ....................................................................................................... A-14
Vocabulary Table Storage Operation ........................................................................ A-16
READI Compression ................................................................................................ A-16
Branch Right Segment Compression #1................................................................. A-7
Branch Right Segment Compression #2................................................................. A-8
Right Segment Zero Length Compression Bypass................................................. A-8
Global Bypass......................................................................................................... A-8
Single Segment Full Compression – CLASS_1 ..................................................... A-9
Twin Segment Full Compression – CLASS_2 ....................................................... A-9
Compression Definition for Exception Handlers ................................................. A-14
Running Mixed Code............................................................................................ A-14
Decompression Off Mode..................................................................................... A-15
Decompression On Mode ..................................................................................... A-15
I-Bus Support Control Register (ICTRL) ............................................................. A-16
Left Segment Compression and Right Segment Bypass – CLASS_3................. A-10
Left Segment Bypass and Right Segment Compression—CLASS_4..................A-11
Show Cycles in Decompression On Mode ....................................................... A-15
MPC561/MPC563 Reference Manual, Rev. 1.2
Contents
Title
Number
Page
xxxv

Related parts for MPC561MZP56