MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 187
MPC561MZP56
Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet
1.MPC561MZP56.pdf
(1420 pages)
Specifications of MPC561MZP56
Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 187 of 1420
- Download datasheet (11Mb)
When the operand falls in the range of double denormalized numbers it is considered a programming error.
The hardware will handle this case as if the operand was ZERO.
The following check is done on the stored operand in order to determine whether it is a denormalized
single-precision operand and invoke the floating-point assist interrupt handler:
Refer to the RCPU Reference Manual (Floating-Point Assist for Denormalized Operands) for complete
description of handling denormalized floating-point numbers.
3.13.10.8 Optional Instructions
No optional instructions are supported.
3.14
3.14.1
Both the lwarx and stwcx instructions are implemented according to the PowerPC ISA architecture
requirements. The MPC561/MPC563 does not provide support for snooping an external bus activity
outside the chip. The provision is made to cancel the reservation inside the MPC561/MPC563 by using the
CR and KR input signals. Internal buses are snooped for RCPU accesses, and the reservation mechanism
can be used for multitask single master applications.
3.14.2
The load/store unit hardware supports all of the PowerPC ISA load/store instructions. An optimal
performance is obtained for naturally aligned operands. These accesses result in optimal performance (one
bus cycle) for up to four bytes in size and good performance (two bus cycles) for double precision
floating-point operands. Unaligned operands are supported in hardware and are broken into a series of
aligned transfers. The effect of operand placement on performance is as stated in the VEA, except for the
case of 8-byte operands. In that case, since the RCPU uses a 32-bit wide data bus, the performance is good
rather than optimal.
3.14.3
The RCPU does not implement the following cache control instructions: icbi, dcbt, dcbi, dcbf, dcbz, dcbst,
and dcbtst .
3.14.4
The isync instruction causes a reflect which waits for all prior instructions to complete and then executes
the next sequential instruction. Any instruction after an isync will see all effects of prior instructions.
Freescale Semiconductor
Virtual Environment Architecture (VEA)
Atomic Update Primitives
Effect of Operand Placement on Performance
Storage Control Instructions
Instruction Synchronize (isync) Instruction
(frS[1:11]
MPC561/MPC563 Reference Manual, Rev. 1.2
≠
0) AND (frS[1:11]
≤
896)
Central Processing Unit
Eqn. 3-1
3-43
Related parts for MPC561MZP56
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
MPC5 1K0 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 500R 5%
Manufacturer:
TE Connectivity
Datasheet:
Part Number:
Description:
MPC5 5K0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 5R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 50K 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
MPC5 1R0 5%
Manufacturer:
Tyco Electronics
Datasheet:
Part Number:
Description:
TOWER ELEVATOR BOARDS HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SERIAL I/O HARDWARE
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
LCD MODULE FOR TWR SYSTEM
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
DAUGHTER LCD WVGA I.MX51
Manufacturer:
Freescale Semiconductor
Datasheet:
Part Number:
Description:
TOWER SYSTEM BOARD MPC5125
Manufacturer:
Freescale Semiconductor
Datasheet: