MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 875

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

Freescale Semiconductor
16:23
26:27
Bits
24
25
28
29
BLOCK
Name
HSUS
CSC
PE
—
—
Block program and erase select. The BLOCK bits are write protected by the SES bit. BLOCK
selects the UC3F EEPROM array blocks for program and erase operation. All the blocks may be
selected for program or erase operation at once.
The UC3F EEPROM configuration along with BLOCK determine which array blocks that may be
programmed. The UC3F EEPROM array blocks that are enabled to be programmed by the
program operation are the blocks whose corresponding BLOCK bit is set to 1. For example, if
array blocks 2 and 5 are enabled for programming, BLOCK[2] and BLOCK[5] must be set to 1
while BLOCK[0], BLOCK[1], BLOCK[3], BLOCK[4], BLOCK[6], and BLOCK[7] are set to 0.
The UC3F EEPROM configuration along with BLOCK determine the blocks that will be erased
simultaneously. All array blocks whose corresponding BLOCK bits are set will be erased during
the erase operation. For example, if BLOCK = 00100111, then array blocks 2, 5, 6, and 7 get
erased when an erase operation is performed.
0 Array block M is not selected for program or erase
1 Array block M is selected for program or erase
Reserved
Censor set or clear. The CSC bit is write protected by the SES bit. CSC configures the UC3F
EEPROM for setting or clearing CENSOR. If CSC = 1 then CENSOR is configured for setting if
PE = 0 or clearing if PE = 1.
When the CSC bit is set, the following bits in the UC3FMCR register are write-locked: LOCK,
FIC, ACCESS, SUPV, DATA, and PROTECT.
0 Configure for normal operation
1 Configure to set or clear the CENSOR bits
Reserved
Program/erase suspend. Setting the HSUS bit during an embedded hardware algorithm
program or erase operation will force the UC3F EEPROM to suspend the current program or
erase. The UC3F EEPROM will maintain all information necessary to resume the suspended
operation.
Array reads are possible while HSUS = 1. However, array reads must be done to locations that
are not being affected by the program/erase operation that is currently being suspended. The
UC3F EEPROM will NOT prevent read accesses to those locations. Reads to those locations
will result in UNKNOWN data. Writes to the HSUS bit only have effect while EHV = 1. The HSUS
bit is write locked by EHV = 0.
0 Hardware program/erase behaves normally
1 Any current hardware program/erase is suspended
Program or erase select. The PE bit is write protected by the SES bit. PE configures the UC3F
EEPROM for programming or erasing. When PE = 0, the array is configured for programming
and if SES = 1 the SIE bit will be write locked. When PE = 1, the array is configured for erasing
and SES will not write lock the SIE bit.
0 Configure for program operation
1 Configure for erase operation
Table 21-5. UC3FCTL Bit Descriptions (continued)
MPC561/MPC563 Reference Manual, Rev. 1.2
Description
CDR3 Flash (UC3F) EEPROM
21-13