MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 903

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
When programming the CRAM_RBAx registers, the CALRAM can be put in overlay mode by setting the
OVL bit in the CALRAM overlay configuration register (CRAMOVL) as described in section
Section 22.5.3, “CALRAM Overlay Configuration Register
Figure 22-5
in the Flash as specified by CRAM_RBA0, CRAM_RBA4, and CRAM_RBA5. Overlay region 1 is
partially mapped to a region in Flash as specified by the CRAM_RBA1. If the region size of 256 bytes is
selected for overlay region 1, for example, then the enabled portion of overlay region 1 will occupy address
0x3F F200 to 0x3F F2FF. The rest of overlay region 1 from 0x3F F300 to 0x3F F3FF is available for
normal (non-overlay) array access. Overlay regions 2, 3, 6, and 7 are disabled for overlay and hence can
be used, in their entirety, for normal (non-overlay) array accesses.
Freescale Semiconductor
0x3F 8000
0x3F F000
0x3F F400
0x3F F800
0x3F FC00
0x3F FFFF
shows that overlay regions 0, 4, and 5 have their entire region of 512 bytes mapped to regions
Overlay 0
Overlay 2
Overlay 4
Overlay 6
MPC561/MPC563 Reference Manual, Rev. 1.2
Figure 22-4. CALRAM Array
(CRAM_OVLCR).” For example,
Overlay 1
Overlay 3
Overlay 5
Overlay 7
Non-Overlay Region
Overlay Region
4-Kbyte
28 Kbytes
CALRAM Operation
22-7

Related parts for MPC561MZP56