MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 682

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

Queued Serial Multi-Channel Module
15-64
•
•
•
•
•
•
•
restart transmitting from the top of the queue (SCTQ0). After each wrap, QTWE is cleared by
hardware.
— Transmissions of more than 16 data frames must be performed in multiples of 16 (QTSZ =
Interrupt generation when the top half (SCTQ[0:7]) of the queue has been emptied (QTHE) and the
bottom half (SCTQ[8:15]) of the queue has been emptied (QBHE). This may allow for
uninterrupted and continuous transmits by indicating to the CPU that it can begin refilling the
queue portion that is now emptied.
— The QTHE bit is set by hardware when the top half is empty or the transmission has completed.
— The QBHE bit is set by hardware when the bottom half is empty or the transmission has
— In order to implement the transmit queue, QTE must be set (QSCI1CR), TE must be set
Enable and disable options for the interrupts QTHE and QBHE as controlled by QTHEI and
QBHEI respectfully.
Programmable 4-bit register queue transmit size (QTSZ) for configuring the queue to any size up
to 16 transfers at a time. This value may be rewritten after transmission has started to allow for the
wrap feature.
4-bit status register to indicate the number of data transfers pending (QPEND). This register counts
down to all 0’s where the next count rolls over to all 1’s. This counter is writable in test mode;
otherwise it is read-only.
4-bit counter (QTPNT) is used as a pointer to indicate the next data frame within the transmit queue
to be loaded into the SC1DR. This counter is writable in test mode; otherwise it is read-only.
A transmit complete (TC) bit re-defined when the queue is enabled (QTE = 1) to indicate when the
entire queue (including when wrapped) is finished transmitting. This is indicated when QPEND =
1111 and the shifter has completed shifting data out. TC is cleared when the SCxSR is read with
TC = 1 followed by a write to SCTQ[0:15]. If the queue is disabled (QTE = 0), the TC bit operates
as originally designed.
When the transmit queue is enabled (QTE = 1), writes to the transmit data register (SC1DR) have
no effect.
0b1111) except for the last set of transmissions. For any single non-continuous transmissions
of 16 or less or the last transmit set composed of 16 or fewer data frames, programming of
QTSZ to the corresponding value of 16 or less where QTWE = 0 is allowed.
The QTHE bit is cleared when the QSCI1SR is read with QTHE set, followed by a write of
QTHE to zero.
completed. The QBHE bit is cleared when the QSCI1SR is read with QBHE set, followed by
a write of QBHE to zero.
(SCC1R1), QTHE must be cleared (QSCI1SR), and TDRE must be set (SC1SR).
MPC561/MPC563 Reference Manual, Rev. 1.2
Freescale Semiconductor