MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 548

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
QADC64E Enhanced Mode Operation
channel field of the conversion command word (CCW) table. External Multiplex mode is software
selectable, by setting the EMUX bit of control register 0 (QACR0).
Figure 14-3
The QADC provides three multiplexer address signals – MA0, MA1, MA2 – to select one of the
multiplexer chips. These outputs are the multiplexer control lines and they are connected to all external
multiplexer chips.
The analog output of each of the four multiplexer chips is connected to four separate QADC inputs – ANw,
ANx, ANy, ANz. These signals are the first four signals of port B and each one can represent eight analog
input channels. The QADC converts the proper input channel (ANw, ANx, ANy, ANz) by interpreting the
channel number in the CCW. Refer to
14-6
I
AN10
AN11
AN12
AN13
AN14
AN15
AN16
AN17
AN18
AN19
AN20
AN21
AN22
AN23
AN24
AN25
AN26
AN27
AN28
AN29
AN30
AN31
AN8
AN9
AN1
AN2
AN3
AN4
AN5
AN6
AN7
AN0
shows the maximum configuration of four external multiplexer chips connected to the QADC.
MUX
MUX
MUX
MUX
Multiplexed Analog Input
External Triggers:
ETRIG1
ETRIG2
ANw (AN44)
ANx (AN45)
ANy (AN46)
ANz (AN47)
AN44/ANw/PQB0
AN52/MA0/PQA0
AN53/MA1/PQA1
AN54/MA2/PQA2
Table 14-3. Multiplexed Analog Input Channels
AN46/ANy/PQB2
AN47/ANz/PQB3
AN45/ANx/PQB1
Figure 14-3. Example of External Multiplexing
MPC561/MPC563 Reference Manual, Rev. 1.2
AN48/PQB4
AN49/PQB5
AN50/PQB6
AN51/PQB7
AN55/PQA3
AN56/PQA4
AN57/PQA5
AN58/PQA6
AN59/PQA7
V SSA
V DDA
AltRef
Table
V
V RL
RH
14-3.
ANALOG REFERENCES
ANALOG POWER
16 through 23
24 through 31
8 through 15
0 through 7
MULTIPLEXER
Channels
PORT LOGIC
ANALOG
AND
CONVERTER
ANALOG
QADC
Freescale Semiconductor
DIGITAL
CONTROL

Related parts for MPC561MZP56