MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 1170

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
TPU3 ROM Functions
D-18
0
ADDRESS OFFSETS
1
0x30XXWC
0x30XXWE
0x30XXW0
0x30XXW2
0x30XXW4
0x30XXW6
0x30XXW8
0x30XXWA
2
0
0
0
3
1
1
1
0
0
cChannel Function Select
cHost Sequence
cHost Service Request
cChannel Priority
cChannel Interrupt Status
= Written By RCPU
= Written By TPU
Channel Inerrput Enable
NAME
0
1
MPC561/MPC563 Reference Manual, Rev. 1.2
NO_OF_STATES
2
Figure D-10. COMM Parameters
3
xxxx – COMM Function Number. Assigned
during microcode assembly. See
Table D-1
00 – Sensorless Match Update Mode
01 – Sensorless Match Update Mode
10 – Sensorless Link Update Mode
11 – Sensorled Mode
00 – No Host Service (Reset Condition)
01 – Not Used
10 – Initialize or Force State
11 – Initialize or Force Immediate State Test
00 – Disabled
01 – Low Priority
10 – Medium Priority
11 – High Priority
0 – Channel Interrupt Disabled
1 – Channel Interrupt Enabled
0 – Channel Interrupt Not Asserted
1 – Channel Interrupt Asserted
4
PARAMETER RAM
START_LINK_
CONTROL BITS
CHANNEL
= Written by RCPU and TPU
= Unused Parameters
5
UPDATE_PERIOD
6
OFFSET
LOWER
UPPER
7
OPTIONS
BITS
8
9
COUNTER_ADDR
10 11 12 13 14 15
STATE_NO
W = Channel Number
For address offsets: XX=41 for
TPU_A, 45 for TPU_B
YY=40 for TPU_A,
See
44 for TPU_B
Table 19-24
0x30YY1C – 0x30YY1E
0x30YY0C – 0x30YY12
0x30YY18 – 0x30YY1A
0x30YY14 – 0x30YY16
Freescale Semiconductor
ADDRESSES
0x30YY0A
0x30YY20
for the
Param 0
Param 1
Param 2
Param 3
Param 4
Param 5
Param 6
Param 7

Related parts for MPC561MZP56