MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 1091

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
A 4-bit class identifier is added to the beginning of each compressed instruction to supply class
identification during decompression. Compressed and bypass field lengths may vary. (A fully bypassed
instruction, including its 4-bit class identifier, is 36 bits.)
The compressed instruction is guaranteed to start on an even bit. Thus, four bits are needed to find the
starting location of the instruction inside a memory word. The instruction address in decompression on
mode consists of a 28-bit word address (1 Gbyte of address space) and a 4-bit instruction pointer (IP). See
Figure
Freescale Semiconductor
3. Compression of one of the instruction’s halves into a vocabulary pointer and bypass of the other
4. Bypass of the whole instruction. No compression is permitted.
A-2.
half. A bypassed field is one for which non-compressed data (16-bit halfword or 32-bit word) is
placed in the compressed code. After compression is defined, the non-compressed data field is
defined in the class.
4.
1.
3.
2.
Legend
Uncompressed Instruction
Figure A-1. Instruction Compression Alternatives
MPC561/MPC563 Reference Manual, Rev. 1.2
Uncompressed or Bypassed Code
Compressed Code
Class Identifier
4.
1.
3.
2.
OR
Compressed Instruction
MPC562/MPC564 Compression Features
A-3

Related parts for MPC561MZP56