MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 602

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
QADC64E Enhanced Mode Operation
The above situations cover normal overlap conditions that arise with asynchronous trigger events on the
two queues. An additional conflict to consider is that the freeze condition can arise while the QADC64E
is actively executing CCWs. The conventional use for the freeze mode is for software/hardware
debugging. When the CPU background debug mode is enabled and a breakpoint occurs, the freeze signal
is issued, which can cause peripheral modules to stop operation. When freeze is detected, the QADC64E
completes the conversion in progress, unlike queue 1 suspending queue 2. After the freeze condition is
removed, the QADC64E continues queue execution with the next CCW in sequence.
Trigger events that occur during freeze are not captured. When a trigger event is pending for queue 2 before
freeze begins, that trigger event is remembered when the freeze is passed. Similarly, when freeze occurs
while queue 2 is suspended, after freeze, queue 2 resumes execution as soon as queue 1 is finished.
Situations 12 through 19
14-60
Q1
Q2
QS
0000
IDLE
Q2:
IDLE
T2
C1
ACTIVE
0010
(Figure 14-36
C2
Q1:
Q1:
T1
SUSPEND
T1
TOR2
MPC561/MPC563 Reference Manual, Rev. 1.2
C1
Figure 14-35. CCW Priority Situation 11
ACTIVE
Figure 14-36. CCW Freeze Situation 12
T2
C1
1010
C2
C2
to
PF1
Figure
ACT
0110
C2
PF2
PAUSE
0101
FREEZE
PAUSE
14-43) show examples of all of the freeze situations.
T2
C3
ACTIVE
0110
C4
T1
SUSPEND
TOR2
C3
T2
ACTIVE
1010
C3
C4
CF1
C4
ACT
CF1
0010
C4
CF2
RESUME=1
IDLE
Freescale Semiconductor
QADC S12
IDLE
0000
QADC S11

Related parts for MPC561MZP56