MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 336

• Manufacturer Part Number: MPC561MZP56
• Manufacturer: Freescale

Specifications of MPC561MZP56

• Cpu Family: MPC56x
• Device Core: PowerPC
• Device Core Size: 32b
• Frequency (max): 56MHz
• Interface Type: QSPI/SCI/SPI/UART
• Total Internal Ram Size: 32KB
• # I/os (max): 56
• Number Of Timers - General Purpose: 22
• Operating Supply Voltage (typ): 2.6/5V
• Operating Supply Voltage (max): 2.7/5.25V
• Operating Supply Voltage (min): 2.5/4.75V
• On-chip Adc: 2(32-chx10-bit)
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 388
• Package Type: BGA
• Program Memory Type: ROMLess
• Program Memory Size: Not Required
• Lead Free Status / RoHS Status: Not Compliant

Clocks and Power Control
8-34
PORESET
PORESET
HRESET
HRESET
Bits
0:11
12
13
14
15
Field
Field SPLSS TEXPS TEXP_INV TMIST — CSRC LPM CSR LOLRE —
Addr
MSB
16
U
0
0
LOCSS
Name
LOCS
SPLS
MF
—
Figure 8-17. PLL, Low-Power, and Reset-Control Register (PLPRCR)
17
1
1
1
Multiplication factor bits. The output of the VCO is divided to generate the feedback signal to
the phase comparator. The MF bits control the value of the divider in the SPLL feedback loop.
The phase comparator determines the phase shift between the feedback signal and the
reference clock. This difference results in either an increase or decrease in the VCO output
frequency.
The MF bits can be read and written at any time. However, this field can be write-protected
by setting the MF and pre-divider lock (MFPDL) bit in the SCCR. Changing the MF bits
causes the SPLL to lose lock. Also, the MF field should not be modified when entering or
exiting from low power mode (LPM change), or when back-up clock is active.
The normal reset value for the DFNH bits is zero (divide by 1). When the PLL is operating in
one-to-one mode, the multiplication factor is set to x1 (MF = 0).
Reserved
Loss of clock status. When the oscillator or external clock source is not at the minimum
frequency, the loss-of-clock circuit asserts the LOCS bit. This bit is cleared when the
oscillator or external clock source is functioning normally. This bit is reset only on power-on
reset. Writes to this bit have no effect.
0 No loss of oscillator is currently detected
1 Loss of oscillator is currently detected
Loss of clock sticky. If, after negation of PORESET, the loss-of-clock circuit detects that the
oscillator or external clock source is not at a minimum frequency, the LOCSS bit is set.
LOCSS remains set until software clears it by writing a one to it. A write of zero has no effect
on this bit. The reset value is determined during hard reset. The STBUC bit will be set
provided the PLL lock condition is not met when HRESET is asserted, and cleared if the PLL
is locked when HRESET is asserted.
0 No loss of oscillator has been detected
1 Loss of oscillator has been detected
System PLL lock status bit
0 SPLL is currently not locked
1 SPLL is currently locked
0000_0000_0000 or 0000_0000_1000
18
U
2
MPC561/MPC563 Reference Manual, Rev. 1.2
Table 8-11. PLPRCR Bit Descriptions
19
0
3
20
U
4
MF
21
5
000
0x2F C284
Unaffected
22
6
00_0000_0000_0000
23
7
Description
24
Unaffected
8
25
9
10
26
—
11
27
— LOCS LOCSS SPLS
12
28
Freescale Semiconductor
Unaffected
13
29
DIVF
0000
14
30
LSB
15
31