MPC561MZP56 Freescale, MPC561MZP56 Datasheet - Page 826

MPC561MZP56

Manufacturer Part Number
MPC561MZP56
Description
Manufacturer
Freescale
Datasheet

Specifications of MPC561MZP56

Cpu Family
MPC56x
Device Core
PowerPC
Device Core Size
32b
Frequency (max)
56MHz
Interface Type
QSPI/SCI/SPI/UART
Total Internal Ram Size
32KB
# I/os (max)
56
Number Of Timers - General Purpose
22
Operating Supply Voltage (typ)
2.6/5V
Operating Supply Voltage (max)
2.7/5.25V
Operating Supply Voltage (min)
2.5/4.75V
On-chip Adc
2(32-chx10-bit)
Instruction Set Architecture
RISC
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
388
Package Type
BGA
Program Memory Type
ROMLess
Program Memory Size
Not Required
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Part Number:
MPC561MZP56
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC561MZP56
Manufacturer:
FREESCALE
Quantity:
852
Company:
Part Number:
MPC561MZP56
Quantity:
13
Part Number:
MPC561MZP56R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Peripheral Pin Multiplexing (PPM) Module
18-20
Bits
9:15
0:2
3:4
5
6
7
8
SH_TCAN2
SH_TCAN[2:0]
0
0
0
0
1
1
SH_TPU[1:0]
SH_T2CLK
SH_ET1
SH_ET2
Name
SH_TCAN1
Table 18-8. SHORT_REG[SH_TCAN] Bit Settings
0
0
1
1
0
0
Short TouCAN modules. These three bits determine which TouCAN modules are inter-
nally shorted. See
Short TPU3 modules. The channels A_TPUCH0 and B_TPUCH0 can be internally
shorted by the SH_TPU0. Channels A_TPUCH1 and B_TPUCH1 can be internally
shorted by SH_TPU1. The effect of the internal shorts depends on the input/output en-
able control for the TPU channels themselves. See
bit settings for TPU shorting.
Reserved
Short ETRIG1. This bit enables an internal short between ETRIG1 and A_TPUCH15.
0 Short disabled
1 Short ETRIG1 to A_TPUCH15 enabled
Short ETRIG2. This bit enables an internal short between ETRIG2 and B_TPUCH15.
0 Short disabled
1 Short ETRIG2 to B_TPUCH15 enabled
Short T2CLK. This bit enables a short between A_T2CLK and B_T2CLK.
0 Short disabled
1 Short A_T2CLK and B_T2CLK enabled. A_T2CLK then takes the input clock.
Reserved
Table 18-7. SHORT_REG Bit Descriptions
MPC561/MPC563 Reference Manual, Rev. 1.2
SH_TCAN0
0
1
0
1
0
1
Table 18-8
No Short
No Short
No Short
TouCAN_C[C_CNRX0, C_CNTX0] shorted to
TouCAN_B[B_CNRX0, B_CNTX0]
Both modules communicate via B_CNTX0,
B_CNRX0.
No Short
TouCAN_C[C_CNRX0, C_CNTX0] shorted to
TouCAN_A[A_CNRX0, A_CNTX0]
Both modules communicate via A_CNTX0,
A_CNRX0.
for a description of the effects of these bit settings.
Description
Effects On TouCAN Modules
Table 18-9
for more information on
Freescale Semiconductor

Related parts for MPC561MZP56