MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 1032

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PCI Bus Interface
16.2
Figure 16-2
Table 16-2
16-6
PCI_AD[31:0]
Signal
External Signal Descriptions
contains the detailed descriptions of the external PCI interface signals.
shows the external PCI signals.
I/O
I/O PCI address/data bus. The PCI address/data bus consists of signals that are both input and output
O As outputs for the bidirectional PCI address/data bus, these signals operate as described below.
I As inputs for the bidirectional PCI address/data bus, these signals operate as described below.
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Table 16-2. PCI Interface Signals—Detailed Signal Descriptions
signals on this PCI controller.
Meaning
Meaning
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Timing Assertion/Negation—As specified by PCI Local Bus Specification Rev 2.2
Arbitration
Command
Reporting
State
State
and Data
Interface
Address
37 signals
10 signals
6 signals
2 signals
Error
Asserted/Negated—Represents the physical address during the address phase of a PCI
Asserted/Negated—Represents the address to be decoded as a check for device select
Figure 16-2. PCI Interface External Signals
transaction. During the data phase(s) of a PCI transaction, the PCI address/data bus
contain the data being written.
The PCI_AD[7:0] signals define the LSB and PCI_AD[31:24] the MSB.
during the address phase of a PCI transaction or the data being received during the
data phase(s) of a PCI transaction.
The PCI_AD[7:0] signals define the LSB and PCI_AD[31:24] the MSB.
PCI_AD[31:0]
PCI_C/BE[3:0]
PCI_PAR
PCI_FRAME
PCI_TRDY
PCI_IRDY
PCI_STOP
PCI_DEVSEL
PCI_IDSEL
PCI_PERR
PCI_SERR
PCI_REQ[4:0]
PCI_GNT[4:0]
PCI_CLK
Description
32
4
1
1
1
1
1
1
1
1
1
5
5
1
Freescale Semiconductor