MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 1302

BOARD DEV SYSTEM MPC8536E

MPC8536DS

Manufacturer Part Number
MPC8536DS
Description
BOARD DEV SYSTEM MPC8536E
Manufacturer
Freescale Semiconductor
Series
PowerQUICC III™r
Type
MPUr
Datasheets

Specifications of MPC8536DS

Contents
Board, Software and Documentation
Processor Series
MPC85xx
Core
e500
Data Bus Width
32 bit
Maximum Clock Frequency
667 MHz
Operating Supply Voltage
- 0.3 V to + 1.21 V
Maximum Operating Temperature
+ 105 C
Data Ram Size
32 KB
Interface Type
SPI, USB
Program Memory Type
DDR2, DDR3, SDRAM
Core Size
32 Bit
Program Memory Size
544KB
Cpu Speed
1.5GHz
Digital Ic Case Style
BGA
No. Of Pins
783
Supply Voltage Range
0.95V To 1.05V
Rohs Compliant
Yes
For Use With/related Products
MPC8536
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Enhanced Secure Digital Host Controller
20-28
CTOESEN
CINTSEN
BWRSEN
DINTSEN
CRMSEN
BRRSEN
BGESEN
CINSEN
CCSEN
TCSEN
16–22
Field
15
23
24
25
26
27
28
29
30
31
The eSDHC may sample the card interrupt signal during the interrupt period
and hold its value in the flip-flop. As a result of synchronization, there is a
delay in the card interrupt (which is asserted from the card) to the time the
host system is informed.
To detect a SDHC_CMD line conflict, the host driver must set both
CTOESEN and CCESEN bits.
Command timeout error status enable
0 Masked
1 Enabled
Reserved
Card interrupt status enable. If this bit is cleared, the eSDHC clears the interrupt request to the system. The
card interrupt detection is stopped when this bit is cleared and restarted when this bit is set. To prevent
inadvertent interrupts, the host driver should clear this bit before servicing the card interrupt and should set
this bit again after all interrupt requests from the card are cleared.
0 Masked
1 Enabled
Card removal status enable
0 Masked
1 Enabled
Card insertion status enable
0 Masked
1 Enabled
Buffer read ready status enable
0 Masked
1 Enabled
Buffer write ready status enable
0 Masked
1 Enabled
DMA interrupt status enable
0 Masked
1 Enabled
Block gap event status enable
0 Masked
1 Enabled
Transfer complete status enable
0 Masked
1 Enabled
Command complete status enable
0 Masked
1 Enabled
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Table 20-18. IRQSTATEN Field Descriptions (continued)
NOTE
Description
Freescale Semiconductor

Related parts for MPC8536DS