MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 25

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Paragraph
Number
14.5.3.5.6
14.5.3.5.7
14.5.3.5.8
14.5.3.5.9
14.5.3.5.10
14.5.3.5.11
14.5.3.5.12
14.5.3.5.13
14.5.3.5.14
14.5.3.5.15
14.5.3.5.16
14.5.3.6
14.5.3.6.1
14.5.3.6.2
14.5.3.6.3
14.5.3.6.4
14.5.3.6.5
14.5.3.6.6
14.5.3.6.7
14.5.3.6.8
14.5.3.6.9
14.5.3.6.10
14.5.3.6.11
14.5.3.6.12
14.5.3.6.13
14.5.3.6.14
14.5.3.6.15
14.5.3.6.16
14.5.3.6.17
14.5.3.6.18
14.5.3.6.19
14.5.3.6.20
14.5.3.6.21
14.5.3.6.22
14.5.3.6.23
14.5.3.6.24
14.5.3.6.25
14.5.3.6.26
Freescale Semiconductor
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
MIB Registers...................................................................................................... 14-87
MII Management Configuration Register (MIIMCFG) .................................. 14-80
MII Management Command Register (MIIMCOM)....................................... 14-81
MII Management Address Register (MIIMADD)........................................... 14-82
MII Management Control Register (MIIMCON)............................................ 14-82
MII Management Status Register (MIIMSTAT) ............................................. 14-83
MII Management Indicator Register (MIIMIND)........................................... 14-83
Interface Status Register (IFSTAT).................................................................. 14-84
MAC Station Address Part 1 Register (MACSTNADDR1) ........................... 14-84
MAC Station Address Part 2 Register (MACSTNADDR2) ........................... 14-85
MAC Exact Match Address 1–15 Part 1 Registers
MAC Exact Match Address 1–15 Part 2 Registers
Transmit and Receive 64-Byte Frame Counter (TR64) .................................. 14-88
Transmit and Receive 65- to 127-Byte Frame Counter (TR127) .................... 14-88
Transmit and Receive 128- to 255-Byte Frame Counter (TR255) .................. 14-89
Transmit and Receive 256- to 511-Byte Frame Counter (TR511) .................. 14-89
Transmit and Receive 512- to 1023-Byte Frame Counter (TR1K) ................. 14-90
Transmit and Receive 1024- to 1518-Byte Frame Counter (TRMAX)........... 14-90
Transmit and Receive 1519- to 1522-Byte VLAN Frame Counter (TRMGV).........
Receive Byte Counter (RBYT)........................................................................ 14-91
Receive Packet Counter (RPKT) ..................................................................... 14-92
Receive FCS Error Counter (RFCS) ............................................................... 14-92
Receive Multicast Packet Counter (RMCA) ................................................... 14-93
Receive Broadcast Packet Counter (RBCA) ................................................... 14-93
Receive Control Frame Packet Counter (RXCF) ............................................ 14-94
Receive Pause Frame Packet Counter (RXPF)................................................ 14-94
Receive Unknown Opcode Packet Counter (RXUO)...................................... 14-95
Receive Alignment Error Counter (RALN) .................................................... 14-95
Receive Frame Length Error Counter (RFLR)................................................ 14-96
Receive Code Error Counter (RCDE) ............................................................. 14-96
Receive Carrier Sense Error Counter (RCSE)................................................. 14-97
Receive Undersize Packet Counter (RUND)................................................... 14-97
Receive Oversize Packet Counter (ROVR)..................................................... 14-98
Receive Fragments Counter (RFRG) .............................................................. 14-98
Receive Jabber Counter (RJBR)...................................................................... 14-99
Receive Dropped Packet Counter (RDRP)...................................................... 14-99
Transmit Byte Counter (TBYT) .................................................................... 14-100
Transmit Packet Counter (TPKT).................................................................. 14-100
(MAC01ADDR1–MAC15ADDR1)............................................................ 14-86
(MAC01ADDR2–MAC15ADDR2)............................................................ 14-86
14-91
Contents
Title
Number
Page
xxv