MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 1092

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

PCI Bus Interface
Agents that support parity checking must set the detected parity error bit in the PCI bus status register when
a parity error is detected. Any additional response to a parity error is controlled by the parity error response
bit in the PCI bus command register. If the parity error response bit is cleared, the agent ignores all parity
errors.
16.4.2.13.2 Error Reporting
PCI provides for the detection and signaling of both parity and other system errors. Two signals are used
to report these errors—PCI_PERR and PCI_SERR. The PCI_PERR signal is used exclusively to report
data parity errors on all transactions except special cycles. The PCI_SERR signal is used for other error
signaling including address parity errors and data parity errors on special-cycle transactions; it may also
be used to signal other system errors.
Table 16-52
16-66
Received PERR (Data phase)
Received SERR at any phase
Received Parity Error for data
Received SERR related to
Received SERR related to
Detected Parity Error for
Memory space violation
Memory space violation
PCI Error Type
Address phase
Address phase
Master Abort
Master Abort
Target Abort
Target Abort
Data phase
phase
shows the actions taken for each kind of error.
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Addr Parity Error Detected Parity Error,
Error Detect
Register bit
Rcvd SERR
Rcvd SERR
Rcvd SERR
Mstr PERR
Mstr PERR
Mstr abort
Mstr abort
Trgt abort
Trgt abort
OWMSV
ORMSV
Table 16-52. PCI Mode Error Actions
Signaled System Error
Received Target Abort No data transferred
Received Target Abort
Detected Parity Error,
Master Data Parity
Master Data Parity
Received Master
Received Master
PCI Outbound Read
PCI Outbound Write
Error Detected
PCI Inbound Read
Register bit
PCI Status
Abort
Abort
Error
—
—
—
—
—
No data transferred
No data transferred
No data transferred
No data transferred.
Only 8 bytes are requested in PCI bus
May float AD bus to avoid contention
Only 8 bytes transferred.
Float AD bus
Comment
Freescale Semiconductor