MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 495

• Manufacturer Part Number: MPC8536DS
• Description: BOARD DEV SYSTEM MPC8536E
• Manufacturer: Freescale Semiconductor
• Series: PowerQUICC III™r
• Type: MPUr

Specifications of MPC8536DS

• Contents: Board, Software and Documentation
• Processor Series: MPC85xx
• Core: e500
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 667 MHz
• Operating Supply Voltage: - 0.3 V to + 1.21 V
• Maximum Operating Temperature: + 105 C
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Program Memory Type: DDR2, DDR3, SDRAM
• Core Size: 32 Bit
• Program Memory Size: 544KB
• Cpu Speed: 1.5GHz
• Digital Ic Case Style: BGA
• No. Of Pins: 783
• Supply Voltage Range: 0.95V To 1.05V
• Rohs Compliant: Yes
• For Use With/related Products: MPC8536
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Freescale Semiconductor
Bits
52
53
54
55
56
57
58
59
60
61
62
63
Table 10-27. AESU Interrupt Status Register Field Descriptions (continued)
Name
OFU
ERE
KSE
DSE
OFE
IFO
ME
IFE
AE
CE
—
—
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Early Read Error. An AESU context register was read while the AESU was processing.
0 No error detected
1 Early read error
Context Error. An AESU key register or the key size register, data size register, mode
register, or IV register was modified while AESU was processing
0 No error detected
1 Context error
Key Size Error. An inappropriate value (not 16, 24 or 32 bytes) was written to the AESU
key size register.
0 No error detected
1 Key size error
Data Size Error (DSE): A value was written to the AESU data size register that is not a
proper size. See
0 No error detected
1 Data size error
Mode Error. Indicates that invalid data was written to a register or a reserved mode bit was
set.
0 Valid Data
1 Reserved or invalid mode selected
Address Error. An illegal read or write address was detected within the AESU address
space.
0 No error detected
1 Address error
Output FIFO Error. The AESU output FIFO was detected non-empty upon write of AESU
data size register.
0 No error detected
1 Output FIFO non-empty error
Input FIFO Error. The AESU input FIFO was detected non-empty upon generation of done
interrupt.
0 No error detected
1 Input FIFO non-empty error
Reserved
Input FIFO Overflow. The AESU Input FIFO was pushed while full.
0 No error detected
1 Input FIFO has overflowed
Note: When operated through channel-controlled access, the SEC implements flow
Output FIFO Underflow. The AESU Output FIFO was read while empty.
0 No error detected
1 Output FIFO has underflow error
Reserved
control, and FIFO size is not a limit to data input. When operated through
host-controlled access, the AESU cannot accept FIFO inputs larger than 256 bytes
without overflowing.
Section 10.7.1.4, “AESU Data Size
Description
Register.”
Security Engine (SEC) 3.0
10-65