MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 931

BOARD DEV SYSTEM MPC8536E

MPC8536DS

Manufacturer Part Number
MPC8536DS
Description
BOARD DEV SYSTEM MPC8536E
Manufacturer
Freescale Semiconductor
Series
PowerQUICC III™r
Type
MPUr
Datasheets

Specifications of MPC8536DS

Contents
Board, Software and Documentation
Processor Series
MPC85xx
Core
e500
Data Bus Width
32 bit
Maximum Clock Frequency
667 MHz
Operating Supply Voltage
- 0.3 V to + 1.21 V
Maximum Operating Temperature
+ 105 C
Data Ram Size
32 KB
Interface Type
SPI, USB
Program Memory Type
DDR2, DDR3, SDRAM
Core Size
32 Bit
Program Memory Size
544KB
Cpu Speed
1.5GHz
Digital Ic Case Style
BGA
No. Of Pins
783
Supply Voltage Range
0.95V To 1.05V
Rohs Compliant
Yes
For Use With/related Products
MPC8536
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
14.6.5.2
The receive queue filer receives protocol header properties extracted from the incoming frame by the
eTSEC frame parse engine. A property is defined to be a field extracted from a packet header, such as a
TCP port number or VLAN identifier. As soon as the last identifiable header has been recognized, the filer
commences searching the receive queue filer table, comparing properties in the table against properties
extracted from the frame. This table is illustrated in
property values, stored to the RQPROP field, and indicates how to match and interpret the properties by
setting flags in the RQCTRL field. The eTSEC memory map provides access to these fields by way of an
address register (RQFAR) and two porthole registers (RQFCR and RQFPR).
Freescale Semiconductor
L4 (TCP/UDP) support
– Extraction of 16-bit source port number extraction
– Extraction of 16-bit destination port number extraction
– TCP checksum calculation (including pseudo header)
– UDP checksum calculation if the checksum field is not zero (including pseudo header)
Stop parsing on unrecognized next header/protocol
IPv4 support
— IPv4 source and destination addresses
— 8-bit IPv4 type of service
— IP layer 4 protocol / next header support
IPv6 support
— The first 4 bytes of the IPv6 source address extraction
— The first 4 bytes of the IPv6 destination address extraction
— IPv6 source address hash for pseudo header calculation
— IPv6 destination address hash for pseudo header calculation
— 8-bit IPv6 traffic class field extraction
— Payload length field extraction
— IP layer 4 protocol/next header support
– IPV4
– IPV4 Fragment. Parser stops after a fragment is found
– TCP/UDP
– IPV6
– IPV6 fragment. Parser stops after a fragment is found
– IPV6 route
– IPV6 hop/destination
– TCP/UDP
Receive Queue Filer
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
Figure
14-148. Software populates the table with
Enhanced Three-Speed Ethernet Controllers
14-183

Related parts for MPC8536DS