MPC8536DS Freescale Semiconductor, MPC8536DS Datasheet - Page 1334

BOARD DEV SYSTEM MPC8536E

MPC8536DS

Manufacturer Part Number
MPC8536DS
Description
BOARD DEV SYSTEM MPC8536E
Manufacturer
Freescale Semiconductor
Series
PowerQUICC III™r
Type
MPUr
Datasheets

Specifications of MPC8536DS

Contents
Board, Software and Documentation
Processor Series
MPC85xx
Core
e500
Data Bus Width
32 bit
Maximum Clock Frequency
667 MHz
Operating Supply Voltage
- 0.3 V to + 1.21 V
Maximum Operating Temperature
+ 105 C
Data Ram Size
32 KB
Interface Type
SPI, USB
Program Memory Type
DDR2, DDR3, SDRAM
Core Size
32 Bit
Program Memory Size
544KB
Cpu Speed
1.5GHz
Digital Ic Case Style
BGA
No. Of Pins
783
Supply Voltage Range
0.95V To 1.05V
Rohs Compliant
Yes
For Use With/related Products
MPC8536
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Enhanced Secure Digital Host Controller
20.6.6
When polling read or write, once the software begins a buffer read or write, it must access exactly the
number of times as set in the watermark level register, as if a DMA burst occurred.
When the internal DMA is not enabled and a write transaction is in operation, DATPORT (described in
Section 20.4.6, “Buffer Data Port Register
used to read (or write) data by the CPU or external DMA if the data will be written (or read) by the eSDHC
internal DMA.
20-60
Bits
00
01
10
11
Software Restrictions
Command set
Set bits
Clear bits
Write byte
Access Name
MPC8536E PowerQUICC III Integrated Processor Reference Manual, Rev. 1
The command set is changed according to the command set field of the argument
The bits in the pointed byte are set, according to the set bits in the value field.
The bits in the pointed byte are cleared, according to the set bits in the value field.
The value field is written into the pointed byte.
Table 20-28. EXT_CSD Access Modes
(DATPORT)”) must not be read. DATPORT also must not be
Operation
Freescale Semiconductor

Related parts for MPC8536DS